Buy 2 get 1 free. Everything is calculated at checkout.
Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) by Sridhar Gangadharan
Digital download. Taxes calculated at checkout.
Buy 2, get 1 free, applied automatically at checkout.
- Instant delivery by email
- Read on any device
- Secure checkout
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
- Title
- Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) by Sridhar Gangadharan
- Format
- Language
- English
- Delivery
- Download link by email
How you receive it
Right after payment, a download link is emailed to the address you entered at checkout.
Didn't get the email?
Check your spam or promotions folder. If it's not there, contact us with your order number.
30-day money-back guarantee
If the file doesn't work, we'll replace it or refund you.
Can't find a book? Send us the cover in live chat and we'll look for it. We usually reply within 10 minutes.